Subversion Repositories Kolibri OS

Rev

Go to most recent revision | Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
4358 Serge 1
/**************************************************************************
2
 *
3
 * Copyright 2011 Advanced Micro Devices, Inc.
4
 * All Rights Reserved.
5
 *
6
 * Permission is hereby granted, free of charge, to any person obtaining a
7
 * copy of this software and associated documentation files (the
8
 * "Software"), to deal in the Software without restriction, including
9
 * without limitation the rights to use, copy, modify, merge, publish,
10
 * distribute, sub license, and/or sell copies of the Software, and to
11
 * permit persons to whom the Software is furnished to do so, subject to
12
 * the following conditions:
13
 *
14
 * The above copyright notice and this permission notice (including the
15
 * next paragraph) shall be included in all copies or substantial portions
16
 * of the Software.
17
 *
18
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
19
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
20
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
21
 * IN NO EVENT SHALL THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR
22
 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
23
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
24
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
25
 *
26
 **************************************************************************/
27
 
28
/*
29
 * Authors:
30
 *      Christian König 
31
 *
32
 */
33
 
34
#include 
35
#include 
36
#include 
37
#include 
38
 
39
#include "pipe/p_video_decoder.h"
40
 
41
#include "util/u_memory.h"
42
#include "util/u_video.h"
43
 
44
#include "vl/vl_defines.h"
45
#include "vl/vl_mpeg12_decoder.h"
46
 
47
#include "radeonsi_pipe.h"
48
#include "radeon/radeon_uvd.h"
49
#include "sid.h"
50
 
51
/**
52
 * creates an video buffer with an UVD compatible memory layout
53
 */
54
struct pipe_video_buffer *radeonsi_video_buffer_create(struct pipe_context *pipe,
55
						       const struct pipe_video_buffer *tmpl)
56
{
57
	struct r600_context *ctx = (struct r600_context *)pipe;
58
	struct r600_resource_texture *resources[VL_NUM_COMPONENTS] = {};
59
	struct radeon_surface *surfaces[VL_NUM_COMPONENTS] = {};
60
	struct pb_buffer **pbs[VL_NUM_COMPONENTS] = {};
61
	const enum pipe_format *resource_formats;
62
	struct pipe_video_buffer template;
63
	struct pipe_resource templ;
64
	unsigned i, array_size;
65
 
66
	assert(pipe);
67
 
68
	/* first create the needed resources as "normal" textures */
69
	resource_formats = vl_video_buffer_formats(pipe->screen, tmpl->buffer_format);
70
	if (!resource_formats)
71
		return NULL;
72
 
73
	array_size = tmpl->interlaced ? 2 : 1;
74
	template = *tmpl;
75
	template.width = align(tmpl->width, VL_MACROBLOCK_WIDTH);
76
	template.height = align(tmpl->height / array_size, VL_MACROBLOCK_HEIGHT);
77
 
78
	vl_video_buffer_template(&templ, &template, resource_formats[0], 1, array_size, PIPE_USAGE_STATIC, 0);
79
	/* TODO: Setting the transfer flag is only a workaround till we get tiling working */
80
	templ.flags = R600_RESOURCE_FLAG_TRANSFER;
81
	resources[0] = (struct r600_resource_texture *)
82
		pipe->screen->resource_create(pipe->screen, &templ);
83
	if (!resources[0])
84
		goto error;
85
 
86
	if (resource_formats[1] != PIPE_FORMAT_NONE) {
87
		vl_video_buffer_template(&templ, &template, resource_formats[1], 1, array_size, PIPE_USAGE_STATIC, 1);
88
		templ.flags = R600_RESOURCE_FLAG_TRANSFER;
89
		resources[1] = (struct r600_resource_texture *)
90
			pipe->screen->resource_create(pipe->screen, &templ);
91
		if (!resources[1])
92
			goto error;
93
	}
94
 
95
	if (resource_formats[2] != PIPE_FORMAT_NONE) {
96
		vl_video_buffer_template(&templ, &template, resource_formats[2], 1, array_size, PIPE_USAGE_STATIC, 2);
97
		templ.flags = R600_RESOURCE_FLAG_TRANSFER;
98
		resources[2] = (struct r600_resource_texture *)
99
			pipe->screen->resource_create(pipe->screen, &templ);
100
		if (!resources[2])
101
			goto error;
102
	}
103
 
104
	for (i = 0; i < VL_NUM_COMPONENTS; ++i) {
105
		if (!resources[i])
106
			continue;
107
 
108
		surfaces[i] = & resources[i]->surface;
109
		pbs[i] = &resources[i]->resource.buf;
110
	}
111
 
112
	ruvd_join_surfaces(ctx->ws, templ.bind, pbs, surfaces);
113
 
114
	for (i = 0; i < VL_NUM_COMPONENTS; ++i) {
115
		if (!resources[i])
116
			continue;
117
 
118
		/* recreate the CS handle */
119
		resources[i]->resource.cs_buf = ctx->ws->buffer_get_cs_handle(
120
			resources[i]->resource.buf);
121
	}
122
 
123
	template.height *= array_size;
124
	return vl_video_buffer_create_ex2(pipe, &template, (struct pipe_resource **)resources);
125
 
126
error:
127
	for (i = 0; i < VL_NUM_COMPONENTS; ++i)
128
		pipe_resource_reference((struct pipe_resource **)&resources[i], NULL);
129
 
130
	return NULL;
131
}
132
 
133
/* set the decoding target buffer offsets */
134
static struct radeon_winsys_cs_handle* radeonsi_uvd_set_dtb(struct ruvd_msg *msg, struct vl_video_buffer *buf)
135
{
136
	struct r600_resource_texture *luma = (struct r600_resource_texture *)buf->resources[0];
137
	struct r600_resource_texture *chroma = (struct r600_resource_texture *)buf->resources[1];
138
 
139
	msg->body.decode.dt_field_mode = buf->base.interlaced;
140
 
141
	ruvd_set_dt_surfaces(msg, &luma->surface, &chroma->surface);
142
 
143
	return luma->resource.cs_buf;
144
}
145
 
146
/**
147
 * creates an UVD compatible decoder
148
 */
149
struct pipe_video_decoder *radeonsi_uvd_create_decoder(struct pipe_context *context,
150
						       enum pipe_video_profile profile,
151
						       enum pipe_video_entrypoint entrypoint,
152
						       enum pipe_video_chroma_format chroma_format,
153
						       unsigned width, unsigned height,
154
						       unsigned max_references, bool expect_chunked_decode)
155
{
156
	struct r600_context *ctx = (struct r600_context *)context;
157
 
158
	return ruvd_create_decoder(context, profile, entrypoint, chroma_format,
159
				   width, height, max_references, expect_chunked_decode,
160
				   ctx->ws, radeonsi_uvd_set_dtb);
161
}