Rev 1179 | Rev 1403 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
1179 | serge | 1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. |
||
3 | * Copyright 2008 Red Hat Inc. |
||
4 | * Copyright 2009 Jerome Glisse. |
||
5 | * |
||
6 | * Permission is hereby granted, free of charge, to any person obtaining a |
||
7 | * copy of this software and associated documentation files (the "Software"), |
||
8 | * to deal in the Software without restriction, including without limitation |
||
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
||
10 | * and/or sell copies of the Software, and to permit persons to whom the |
||
11 | * Software is furnished to do so, subject to the following conditions: |
||
12 | * |
||
13 | * The above copyright notice and this permission notice shall be included in |
||
14 | * all copies or substantial portions of the Software. |
||
15 | * |
||
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
||
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
||
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
||
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
||
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
||
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
||
22 | * OTHER DEALINGS IN THE SOFTWARE. |
||
23 | * |
||
24 | * Authors: Dave Airlie |
||
25 | * Alex Deucher |
||
26 | * Jerome Glisse |
||
27 | */ |
||
28 | #include "drmP.h" |
||
29 | #include "drm.h" |
||
30 | #include "radeon_drm.h" |
||
31 | #include "radeon_reg.h" |
||
32 | #include "radeon.h" |
||
33 | |||
34 | #include "r200_reg_safe.h" |
||
35 | |||
36 | //#include "r100_track.h" |
||
37 | |||
38 | #if 0 |
||
39 | static int r200_get_vtx_size_0(uint32_t vtx_fmt_0) |
||
40 | { |
||
41 | int vtx_size, i; |
||
42 | vtx_size = 2; |
||
43 | |||
44 | if (vtx_fmt_0 & R200_VTX_Z0) |
||
45 | vtx_size++; |
||
46 | if (vtx_fmt_0 & R200_VTX_W0) |
||
47 | vtx_size++; |
||
48 | /* blend weight */ |
||
49 | if (vtx_fmt_0 & (0x7 << R200_VTX_WEIGHT_COUNT_SHIFT)) |
||
50 | vtx_size += (vtx_fmt_0 >> R200_VTX_WEIGHT_COUNT_SHIFT) & 0x7; |
||
51 | if (vtx_fmt_0 & R200_VTX_PV_MATRIX_SEL) |
||
52 | vtx_size++; |
||
53 | if (vtx_fmt_0 & R200_VTX_N0) |
||
54 | vtx_size += 3; |
||
55 | if (vtx_fmt_0 & R200_VTX_POINT_SIZE) |
||
56 | vtx_size++; |
||
57 | if (vtx_fmt_0 & R200_VTX_DISCRETE_FOG) |
||
58 | vtx_size++; |
||
59 | if (vtx_fmt_0 & R200_VTX_SHININESS_0) |
||
60 | vtx_size++; |
||
61 | if (vtx_fmt_0 & R200_VTX_SHININESS_1) |
||
62 | vtx_size++; |
||
63 | for (i = 0; i < 8; i++) { |
||
64 | int color_size = (vtx_fmt_0 >> (11 + 2*i)) & 0x3; |
||
65 | switch (color_size) { |
||
66 | case 0: break; |
||
67 | case 1: vtx_size++; break; |
||
68 | case 2: vtx_size += 3; break; |
||
69 | case 3: vtx_size += 4; break; |
||
70 | } |
||
71 | } |
||
72 | if (vtx_fmt_0 & R200_VTX_XY1) |
||
73 | vtx_size += 2; |
||
74 | if (vtx_fmt_0 & R200_VTX_Z1) |
||
75 | vtx_size++; |
||
76 | if (vtx_fmt_0 & R200_VTX_W1) |
||
77 | vtx_size++; |
||
78 | if (vtx_fmt_0 & R200_VTX_N1) |
||
79 | vtx_size += 3; |
||
80 | return vtx_size; |
||
81 | } |
||
82 | |||
83 | static int r200_get_vtx_size_1(uint32_t vtx_fmt_1) |
||
84 | { |
||
85 | int vtx_size, i, tex_size; |
||
86 | vtx_size = 0; |
||
87 | for (i = 0; i < 6; i++) { |
||
88 | tex_size = (vtx_fmt_1 >> (i * 3)) & 0x7; |
||
89 | if (tex_size > 4) |
||
90 | continue; |
||
91 | vtx_size += tex_size; |
||
92 | } |
||
93 | return vtx_size; |
||
94 | } |
||
95 | |||
96 | int r200_packet0_check(struct radeon_cs_parser *p, |
||
97 | struct radeon_cs_packet *pkt, |
||
98 | unsigned idx, unsigned reg) |
||
99 | { |
||
100 | struct radeon_cs_reloc *reloc; |
||
101 | struct r100_cs_track *track; |
||
102 | volatile uint32_t *ib; |
||
103 | uint32_t tmp; |
||
104 | int r; |
||
105 | int i; |
||
106 | int face; |
||
107 | u32 tile_flags = 0; |
||
1221 | serge | 108 | u32 idx_value; |
1179 | serge | 109 | |
110 | ib = p->ib->ptr; |
||
111 | track = (struct r100_cs_track *)p->track; |
||
1221 | serge | 112 | idx_value = radeon_get_ib_value(p, idx); |
1179 | serge | 113 | switch (reg) { |
114 | case RADEON_CRTC_GUI_TRIG_VLINE: |
||
115 | r = r100_cs_packet_parse_vline(p); |
||
116 | if (r) { |
||
117 | DRM_ERROR("No reloc for ib[%d]=0x%04X\n", |
||
118 | idx, reg); |
||
119 | r100_cs_dump_packet(p, pkt); |
||
120 | return r; |
||
121 | } |
||
122 | break; |
||
123 | /* FIXME: only allow PACKET3 blit? easier to check for out of |
||
124 | * range access */ |
||
125 | case RADEON_DST_PITCH_OFFSET: |
||
126 | case RADEON_SRC_PITCH_OFFSET: |
||
127 | r = r100_reloc_pitch_offset(p, pkt, idx, reg); |
||
128 | if (r) |
||
129 | return r; |
||
130 | break; |
||
131 | case RADEON_RB3D_DEPTHOFFSET: |
||
132 | r = r100_cs_packet_next_reloc(p, &reloc); |
||
133 | if (r) { |
||
134 | DRM_ERROR("No reloc for ib[%d]=0x%04X\n", |
||
135 | idx, reg); |
||
136 | r100_cs_dump_packet(p, pkt); |
||
137 | return r; |
||
138 | } |
||
139 | track->zb.robj = reloc->robj; |
||
1221 | serge | 140 | track->zb.offset = idx_value; |
141 | ib[idx] = idx_value + ((u32)reloc->lobj.gpu_offset); |
||
1179 | serge | 142 | break; |
143 | case RADEON_RB3D_COLOROFFSET: |
||
144 | r = r100_cs_packet_next_reloc(p, &reloc); |
||
145 | if (r) { |
||
146 | DRM_ERROR("No reloc for ib[%d]=0x%04X\n", |
||
147 | idx, reg); |
||
148 | r100_cs_dump_packet(p, pkt); |
||
149 | return r; |
||
150 | } |
||
151 | track->cb[0].robj = reloc->robj; |
||
1221 | serge | 152 | track->cb[0].offset = idx_value; |
153 | ib[idx] = idx_value + ((u32)reloc->lobj.gpu_offset); |
||
1179 | serge | 154 | break; |
155 | case R200_PP_TXOFFSET_0: |
||
156 | case R200_PP_TXOFFSET_1: |
||
157 | case R200_PP_TXOFFSET_2: |
||
158 | case R200_PP_TXOFFSET_3: |
||
159 | case R200_PP_TXOFFSET_4: |
||
160 | case R200_PP_TXOFFSET_5: |
||
161 | i = (reg - R200_PP_TXOFFSET_0) / 24; |
||
162 | r = r100_cs_packet_next_reloc(p, &reloc); |
||
163 | if (r) { |
||
164 | DRM_ERROR("No reloc for ib[%d]=0x%04X\n", |
||
165 | idx, reg); |
||
166 | r100_cs_dump_packet(p, pkt); |
||
167 | return r; |
||
168 | } |
||
1221 | serge | 169 | ib[idx] = idx_value + ((u32)reloc->lobj.gpu_offset); |
1179 | serge | 170 | track->textures[i].robj = reloc->robj; |
171 | break; |
||
172 | case R200_PP_CUBIC_OFFSET_F1_0: |
||
173 | case R200_PP_CUBIC_OFFSET_F2_0: |
||
174 | case R200_PP_CUBIC_OFFSET_F3_0: |
||
175 | case R200_PP_CUBIC_OFFSET_F4_0: |
||
176 | case R200_PP_CUBIC_OFFSET_F5_0: |
||
177 | case R200_PP_CUBIC_OFFSET_F1_1: |
||
178 | case R200_PP_CUBIC_OFFSET_F2_1: |
||
179 | case R200_PP_CUBIC_OFFSET_F3_1: |
||
180 | case R200_PP_CUBIC_OFFSET_F4_1: |
||
181 | case R200_PP_CUBIC_OFFSET_F5_1: |
||
182 | case R200_PP_CUBIC_OFFSET_F1_2: |
||
183 | case R200_PP_CUBIC_OFFSET_F2_2: |
||
184 | case R200_PP_CUBIC_OFFSET_F3_2: |
||
185 | case R200_PP_CUBIC_OFFSET_F4_2: |
||
186 | case R200_PP_CUBIC_OFFSET_F5_2: |
||
187 | case R200_PP_CUBIC_OFFSET_F1_3: |
||
188 | case R200_PP_CUBIC_OFFSET_F2_3: |
||
189 | case R200_PP_CUBIC_OFFSET_F3_3: |
||
190 | case R200_PP_CUBIC_OFFSET_F4_3: |
||
191 | case R200_PP_CUBIC_OFFSET_F5_3: |
||
192 | case R200_PP_CUBIC_OFFSET_F1_4: |
||
193 | case R200_PP_CUBIC_OFFSET_F2_4: |
||
194 | case R200_PP_CUBIC_OFFSET_F3_4: |
||
195 | case R200_PP_CUBIC_OFFSET_F4_4: |
||
196 | case R200_PP_CUBIC_OFFSET_F5_4: |
||
197 | case R200_PP_CUBIC_OFFSET_F1_5: |
||
198 | case R200_PP_CUBIC_OFFSET_F2_5: |
||
199 | case R200_PP_CUBIC_OFFSET_F3_5: |
||
200 | case R200_PP_CUBIC_OFFSET_F4_5: |
||
201 | case R200_PP_CUBIC_OFFSET_F5_5: |
||
202 | i = (reg - R200_PP_TXOFFSET_0) / 24; |
||
203 | face = (reg - ((i * 24) + R200_PP_TXOFFSET_0)) / 4; |
||
204 | r = r100_cs_packet_next_reloc(p, &reloc); |
||
205 | if (r) { |
||
206 | DRM_ERROR("No reloc for ib[%d]=0x%04X\n", |
||
207 | idx, reg); |
||
208 | r100_cs_dump_packet(p, pkt); |
||
209 | return r; |
||
210 | } |
||
1221 | serge | 211 | track->textures[i].cube_info[face - 1].offset = idx_value; |
212 | ib[idx] = idx_value + ((u32)reloc->lobj.gpu_offset); |
||
1179 | serge | 213 | track->textures[i].cube_info[face - 1].robj = reloc->robj; |
214 | break; |
||
215 | case RADEON_RE_WIDTH_HEIGHT: |
||
1221 | serge | 216 | track->maxy = ((idx_value >> 16) & 0x7FF); |
1179 | serge | 217 | break; |
218 | case RADEON_RB3D_COLORPITCH: |
||
219 | r = r100_cs_packet_next_reloc(p, &reloc); |
||
220 | if (r) { |
||
221 | DRM_ERROR("No reloc for ib[%d]=0x%04X\n", |
||
222 | idx, reg); |
||
223 | r100_cs_dump_packet(p, pkt); |
||
224 | return r; |
||
225 | } |
||
226 | |||
227 | if (reloc->lobj.tiling_flags & RADEON_TILING_MACRO) |
||
228 | tile_flags |= RADEON_COLOR_TILE_ENABLE; |
||
229 | if (reloc->lobj.tiling_flags & RADEON_TILING_MICRO) |
||
230 | tile_flags |= RADEON_COLOR_MICROTILE_ENABLE; |
||
231 | |||
1221 | serge | 232 | tmp = idx_value & ~(0x7 << 16); |
1179 | serge | 233 | tmp |= tile_flags; |
234 | ib[idx] = tmp; |
||
235 | |||
1221 | serge | 236 | track->cb[0].pitch = idx_value & RADEON_COLORPITCH_MASK; |
1179 | serge | 237 | break; |
238 | case RADEON_RB3D_DEPTHPITCH: |
||
1221 | serge | 239 | track->zb.pitch = idx_value & RADEON_DEPTHPITCH_MASK; |
1179 | serge | 240 | break; |
241 | case RADEON_RB3D_CNTL: |
||
1221 | serge | 242 | switch ((idx_value >> RADEON_RB3D_COLOR_FORMAT_SHIFT) & 0x1f) { |
1179 | serge | 243 | case 7: |
244 | case 8: |
||
245 | case 9: |
||
246 | case 11: |
||
247 | case 12: |
||
248 | track->cb[0].cpp = 1; |
||
249 | break; |
||
250 | case 3: |
||
251 | case 4: |
||
252 | case 15: |
||
253 | track->cb[0].cpp = 2; |
||
254 | break; |
||
255 | case 6: |
||
256 | track->cb[0].cpp = 4; |
||
257 | break; |
||
258 | default: |
||
259 | DRM_ERROR("Invalid color buffer format (%d) !\n", |
||
1221 | serge | 260 | ((idx_value >> RADEON_RB3D_COLOR_FORMAT_SHIFT) & 0x1f)); |
1179 | serge | 261 | return -EINVAL; |
262 | } |
||
1221 | serge | 263 | if (idx_value & RADEON_DEPTHXY_OFFSET_ENABLE) { |
1179 | serge | 264 | DRM_ERROR("No support for depth xy offset in kms\n"); |
265 | return -EINVAL; |
||
266 | } |
||
267 | |||
1221 | serge | 268 | track->z_enabled = !!(idx_value & RADEON_Z_ENABLE); |
1179 | serge | 269 | break; |
270 | case RADEON_RB3D_ZSTENCILCNTL: |
||
1221 | serge | 271 | switch (idx_value & 0xf) { |
1179 | serge | 272 | case 0: |
273 | track->zb.cpp = 2; |
||
274 | break; |
||
275 | case 2: |
||
276 | case 3: |
||
277 | case 4: |
||
278 | case 5: |
||
279 | case 9: |
||
280 | case 11: |
||
281 | track->zb.cpp = 4; |
||
282 | break; |
||
283 | default: |
||
284 | break; |
||
285 | } |
||
286 | break; |
||
287 | case RADEON_RB3D_ZPASS_ADDR: |
||
288 | r = r100_cs_packet_next_reloc(p, &reloc); |
||
289 | if (r) { |
||
290 | DRM_ERROR("No reloc for ib[%d]=0x%04X\n", |
||
291 | idx, reg); |
||
292 | r100_cs_dump_packet(p, pkt); |
||
293 | return r; |
||
294 | } |
||
1221 | serge | 295 | ib[idx] = idx_value + ((u32)reloc->lobj.gpu_offset); |
1179 | serge | 296 | break; |
297 | case RADEON_PP_CNTL: |
||
298 | { |
||
1221 | serge | 299 | uint32_t temp = idx_value >> 4; |
1179 | serge | 300 | for (i = 0; i < track->num_texture; i++) |
301 | track->textures[i].enabled = !!(temp & (1 << i)); |
||
302 | } |
||
303 | break; |
||
304 | case RADEON_SE_VF_CNTL: |
||
1221 | serge | 305 | track->vap_vf_cntl = idx_value; |
1179 | serge | 306 | break; |
307 | case 0x210c: |
||
308 | /* VAP_VF_MAX_VTX_INDX */ |
||
1221 | serge | 309 | track->max_indx = idx_value & 0x00FFFFFFUL; |
1179 | serge | 310 | break; |
311 | case R200_SE_VTX_FMT_0: |
||
1221 | serge | 312 | track->vtx_size = r200_get_vtx_size_0(idx_value); |
1179 | serge | 313 | break; |
314 | case R200_SE_VTX_FMT_1: |
||
1221 | serge | 315 | track->vtx_size += r200_get_vtx_size_1(idx_value); |
1179 | serge | 316 | break; |
317 | case R200_PP_TXSIZE_0: |
||
318 | case R200_PP_TXSIZE_1: |
||
319 | case R200_PP_TXSIZE_2: |
||
320 | case R200_PP_TXSIZE_3: |
||
321 | case R200_PP_TXSIZE_4: |
||
322 | case R200_PP_TXSIZE_5: |
||
323 | i = (reg - R200_PP_TXSIZE_0) / 32; |
||
1221 | serge | 324 | track->textures[i].width = (idx_value & RADEON_TEX_USIZE_MASK) + 1; |
325 | track->textures[i].height = ((idx_value & RADEON_TEX_VSIZE_MASK) >> RADEON_TEX_VSIZE_SHIFT) + 1; |
||
1179 | serge | 326 | break; |
327 | case R200_PP_TXPITCH_0: |
||
328 | case R200_PP_TXPITCH_1: |
||
329 | case R200_PP_TXPITCH_2: |
||
330 | case R200_PP_TXPITCH_3: |
||
331 | case R200_PP_TXPITCH_4: |
||
332 | case R200_PP_TXPITCH_5: |
||
333 | i = (reg - R200_PP_TXPITCH_0) / 32; |
||
1221 | serge | 334 | track->textures[i].pitch = idx_value + 32; |
1179 | serge | 335 | break; |
336 | case R200_PP_TXFILTER_0: |
||
337 | case R200_PP_TXFILTER_1: |
||
338 | case R200_PP_TXFILTER_2: |
||
339 | case R200_PP_TXFILTER_3: |
||
340 | case R200_PP_TXFILTER_4: |
||
341 | case R200_PP_TXFILTER_5: |
||
342 | i = (reg - R200_PP_TXFILTER_0) / 32; |
||
1221 | serge | 343 | track->textures[i].num_levels = ((idx_value & R200_MAX_MIP_LEVEL_MASK) |
1179 | serge | 344 | >> R200_MAX_MIP_LEVEL_SHIFT); |
1221 | serge | 345 | tmp = (idx_value >> 23) & 0x7; |
1179 | serge | 346 | if (tmp == 2 || tmp == 6) |
347 | track->textures[i].roundup_w = false; |
||
1221 | serge | 348 | tmp = (idx_value >> 27) & 0x7; |
1179 | serge | 349 | if (tmp == 2 || tmp == 6) |
350 | track->textures[i].roundup_h = false; |
||
351 | break; |
||
352 | case R200_PP_TXMULTI_CTL_0: |
||
353 | case R200_PP_TXMULTI_CTL_1: |
||
354 | case R200_PP_TXMULTI_CTL_2: |
||
355 | case R200_PP_TXMULTI_CTL_3: |
||
356 | case R200_PP_TXMULTI_CTL_4: |
||
357 | case R200_PP_TXMULTI_CTL_5: |
||
358 | i = (reg - R200_PP_TXMULTI_CTL_0) / 32; |
||
359 | break; |
||
360 | case R200_PP_TXFORMAT_X_0: |
||
361 | case R200_PP_TXFORMAT_X_1: |
||
362 | case R200_PP_TXFORMAT_X_2: |
||
363 | case R200_PP_TXFORMAT_X_3: |
||
364 | case R200_PP_TXFORMAT_X_4: |
||
365 | case R200_PP_TXFORMAT_X_5: |
||
366 | i = (reg - R200_PP_TXFORMAT_X_0) / 32; |
||
1221 | serge | 367 | track->textures[i].txdepth = idx_value & 0x7; |
368 | tmp = (idx_value >> 16) & 0x3; |
||
1179 | serge | 369 | /* 2D, 3D, CUBE */ |
370 | switch (tmp) { |
||
371 | case 0: |
||
372 | case 5: |
||
373 | case 6: |
||
374 | case 7: |
||
375 | track->textures[i].tex_coord_type = 0; |
||
376 | break; |
||
377 | case 1: |
||
378 | track->textures[i].tex_coord_type = 1; |
||
379 | break; |
||
380 | case 2: |
||
381 | track->textures[i].tex_coord_type = 2; |
||
382 | break; |
||
383 | } |
||
384 | break; |
||
385 | case R200_PP_TXFORMAT_0: |
||
386 | case R200_PP_TXFORMAT_1: |
||
387 | case R200_PP_TXFORMAT_2: |
||
388 | case R200_PP_TXFORMAT_3: |
||
389 | case R200_PP_TXFORMAT_4: |
||
390 | case R200_PP_TXFORMAT_5: |
||
391 | i = (reg - R200_PP_TXFORMAT_0) / 32; |
||
1221 | serge | 392 | if (idx_value & R200_TXFORMAT_NON_POWER2) { |
1179 | serge | 393 | track->textures[i].use_pitch = 1; |
394 | } else { |
||
395 | track->textures[i].use_pitch = 0; |
||
1221 | serge | 396 | track->textures[i].width = 1 << ((idx_value >> RADEON_TXFORMAT_WIDTH_SHIFT) & RADEON_TXFORMAT_WIDTH_MASK); |
397 | track->textures[i].height = 1 << ((idx_value >> RADEON_TXFORMAT_HEIGHT_SHIFT) & RADEON_TXFORMAT_HEIGHT_MASK); |
||
1179 | serge | 398 | } |
1221 | serge | 399 | switch ((idx_value & RADEON_TXFORMAT_FORMAT_MASK)) { |
1179 | serge | 400 | case R200_TXFORMAT_I8: |
401 | case R200_TXFORMAT_RGB332: |
||
402 | case R200_TXFORMAT_Y8: |
||
403 | track->textures[i].cpp = 1; |
||
404 | break; |
||
405 | case R200_TXFORMAT_DXT1: |
||
406 | case R200_TXFORMAT_AI88: |
||
407 | case R200_TXFORMAT_ARGB1555: |
||
408 | case R200_TXFORMAT_RGB565: |
||
409 | case R200_TXFORMAT_ARGB4444: |
||
410 | case R200_TXFORMAT_VYUY422: |
||
411 | case R200_TXFORMAT_YVYU422: |
||
412 | case R200_TXFORMAT_LDVDU655: |
||
413 | case R200_TXFORMAT_DVDU88: |
||
414 | case R200_TXFORMAT_AVYU4444: |
||
415 | track->textures[i].cpp = 2; |
||
416 | break; |
||
417 | case R200_TXFORMAT_ARGB8888: |
||
418 | case R200_TXFORMAT_RGBA8888: |
||
419 | case R200_TXFORMAT_ABGR8888: |
||
420 | case R200_TXFORMAT_BGR111110: |
||
421 | case R200_TXFORMAT_LDVDU8888: |
||
422 | case R200_TXFORMAT_DXT23: |
||
423 | case R200_TXFORMAT_DXT45: |
||
424 | track->textures[i].cpp = 4; |
||
425 | break; |
||
426 | } |
||
1221 | serge | 427 | track->textures[i].cube_info[4].width = 1 << ((idx_value >> 16) & 0xf); |
428 | track->textures[i].cube_info[4].height = 1 << ((idx_value >> 20) & 0xf); |
||
1179 | serge | 429 | break; |
430 | case R200_PP_CUBIC_FACES_0: |
||
431 | case R200_PP_CUBIC_FACES_1: |
||
432 | case R200_PP_CUBIC_FACES_2: |
||
433 | case R200_PP_CUBIC_FACES_3: |
||
434 | case R200_PP_CUBIC_FACES_4: |
||
435 | case R200_PP_CUBIC_FACES_5: |
||
1221 | serge | 436 | tmp = idx_value; |
1179 | serge | 437 | i = (reg - R200_PP_CUBIC_FACES_0) / 32; |
438 | for (face = 0; face < 4; face++) { |
||
439 | track->textures[i].cube_info[face].width = 1 << ((tmp >> (face * 8)) & 0xf); |
||
440 | track->textures[i].cube_info[face].height = 1 << ((tmp >> ((face * 8) + 4)) & 0xf); |
||
441 | } |
||
442 | break; |
||
443 | default: |
||
444 | printk(KERN_ERR "Forbidden register 0x%04X in cs at %d\n", |
||
445 | reg, idx); |
||
446 | return -EINVAL; |
||
447 | } |
||
448 | return 0; |
||
449 | } |
||
450 | #endif |
||
451 | |||
1221 | serge | 452 | void r200_set_safe_registers(struct radeon_device *rdev) |
1179 | serge | 453 | { |
454 | rdev->config.r100.reg_safe_bm = r200_reg_safe_bm; |
||
455 | rdev->config.r100.reg_safe_bm_size = ARRAY_SIZE(r200_reg_safe_bm); |
||
456 | }><>><>>><>><>><>><>><>>><>>>><> |